The electrostatic discharge (ESD) problem has become a challenging reliability issue in nanometer circuit design. High voltages resulted from ESD might cause high current densities in a small device and burn it out, so on-chip protection circuits for IC pads are required. To reduce the design cost, the protection circuit should be added only for the IC pads with an ESD current path, which arises the ESD current path analysis problem. In this paper, we first introduce the analysis problem for ESD protection in circuit design. We then model the circuit as a constrained graph, decompose ESD connected components linked with the pads, and apply the breadth-first search (BFS) to identify the ESD connected components in each constrained graph and thus the current paths. Experimental results show that our algorithm can detect all ESD paths very efficiently and economically. To our best knowledge, our algorithm is the first point tool available to the public for the ESD analysis.
INTRODUCTION
The phenomenon of electrostatic discharge (ESD) exists everywhere in our daily life, such as a standing hair or an electric shock by a doorknob. It occurs when an electrostatic voltage develops and discharges as a current impulse. Although ESD only induces a little discomfort to human, it can cause severe damage in semiconductor fabrication. In a practical situation, ESD often occurs between two or more devices with different electrostatic potentials, and the current impulses generated by ESD may break circuits and burn devices out. For example, for a 0.13um CMOS device designed for operation at 1.2V, the voltage drop across a 2Ω power bus exceeds 20V and burns out the ultra-thin gate oxides [1] . As the process technology enters the nanometer era, devices size has continued to shrink and the breakdown voltage of the thin-oxide devices is usually less than 5V, making the ESD damage occur easily and difficult to prevent [4] . As a result, the prevention of ESD becomes one of the major concerns for IC reliability.
There are many solutions to the ESD problem [1] , for example, by using antistatic coatings to prevent static charge generation in wafers, using shielded materials to prevent ESD resulted from human handling, and implementing protection circuits within the chip. For protection circuits, the purpose is to find the discharging path and protect the I/O pads of a chip. By applying a lowimpedance path to drain the ESD current safely, we can prevent the relatively high ESD current from destroying the devices. If ESD occurs between any pair of I/O pads in a chip, we will need to protect all pairs of pads, requiring n(n−1)/2 protection circuits for an n-pad chip. However, there might be some pairs of pads without current paths between them, for which we need not to protect [1] . Therefore, it is desirable to detect the current paths and protect only the pads with current paths to save the cost for circuit design.
As a relatively new design challenge, there is not much EDA work on ESD protection in the literature (although there are numerous publications on the circuit design for ESD protection [1, 4] ). Very recently, Zhan et al. showed how to verify the protection circuit design considering parasitic and devices at the post-layout stage [5, 6] .
In this paper, we first introduce the current path analysis problem for ESD protection in circuit design. To detect those pairs of pads with current paths between them, we model the circuit as a constrained graph, decompose ESD connected components linked with the pads, reduce the graph, and apply the breadthfirst search (BFS) to identify the ESD connected components in each constrained graph and thus the current paths. Experimental results show that our algorithm can detect all ESD paths very efficiently and economically. For example, our algorithm can detect all current paths in a circuit with more than 1.3 million vertices in 2.66 seconds and consume only 44 MB memory on a 1.6 GHz Intel Pentium 4 PC with 2 GB RAM. In contrast, the well-known Floyd-Warshall all-pairs shortest paths algorithm needs more than 2,007 seconds and 1,446 MB memory. It should be noted that to our best knowledge, our algorithm is the first point tool available to the public for the ESD analysis.
The rest of this paper is organized as follows. Section 2 formulates the ESD current path analysis problem. Section 3 presents the algorithm to identify all ESD current paths between pads. Section 4 reports the experimental results. Finally, we conclude this paper in Section 5.
PROBLEM FORMULATION
Given a netlist with the circuit hierarchy, we define a circuit block and a pad as follows: It should be noted that it is sufficient to consider MOS transistors, diodes, and resistors for modern ESD protection. A capacitor can reduce ESD-induced voltage and thus even alleviate the ESD effect, and modern digital designs seldom consider inductors for on-chip ESD protection. Therefore, capacitors and inductors can be ignored in current practical applications for ESD protection. Further, our modeling is general and even applicable to non-MOS circuits, such as BJTs which can be similarly modeled as those for MOS's. (See Section 3.2.1 for more detail.)
Definition 2. A pad is an I/O pin of a circuit block.
Our objective is to detect all pairs of pads between which there is a current path. If a current path between two pads is detected, a back-to-back diode can be inserted between the two pads to protect the path. A current path can include any number of resistors and diodes and propagate between source and drain, from gate to source, and from gate to drain in a MOS transistor. Considering practical circuit operation, we further define an ESD path as follows: For example, as shown in Figure 1 , an ESD current can propagate from A to VCC and GND through a MOS transistor. However, the current cannot propagate from A to B according to the definition that an ESD path includes at most one gate-source or gate-drain path. Therefore, there are totally five pairs of pads between which there is an ESD path: (A, VCC), (A, GND), (B, VCC3A), (B, GND), and (VCC, GND).
ALGORITHM
As shown in Figure 2 , a bottom-up approach is proposed to exploit the circuit hierarchy. For a hierarchical circuit, a high-level circuit block could embed low-level circuit blocks through circuit references. Since the low-level circuit blocks may be frequently referenced, it is inefficient to top-down (recursively) process each sub-circuit block once it is referenced. Therefore, we shall apply a bottom-up circuit block processing ordering to speed up the processing (see Section 3.1).
Definition 4. A primitive circuit block is defined as a circuit block which references no sub-circuit block, or the sub-circuit blocks whose ESD paths have been detected.
For a primitive circuit block, detecting its ESD paths is different from the traditional reachability problem [3] , due to the ESD path definition (see Definition 3) . In this paper, we first model a primitive circuit block as a constrained graph (see Section 3.2.1). Given a constrained graph, the ESD connected components in the graph are decomposed (see Section 3.2.2). After that, the stage of pad matching detects all ESD paths of the primitive circuit block (see Section 3.2.3). Finally, we prove the correctness of our algorithm.
Circuit Block Processing Ordering
Hierarchical circuit-block references can be represented by a topology tree. These references form a processing order among circuit blocks. As shown in Figure 3 , where circuit block TOP references circuit blocks A and B, this example implies that A and B have to be processed, i.e., be detected their ESD paths, before TOP. Thus, when detecting the ESD paths of TOP, we have already known the ESD paths of the blocks referenced by TOP. Performing post-order traversal (POT) on the topology tree defines a feasible processing order for the circuit blocks. A processing order P f is feasible if, for each circuit block b in P f , all sub-circuit blocks of b have been processed before b in P f . For example, the POT order in Figure 3 , <F, F, C, D, A, F, F, C, F, E, B, TOP>, is a feasible processing order, in which {F} is processed before C, {F, C, D} are processed before A, and so on.
However, since a sub-circuit block can be referenced repeatedly, it is not necessary to detect its ESD paths whenever it is referenced. As illustrated in Figure 3 , performing POT with redundancy removal on the topology tree defines an irredundant processing order for the circuit blocks. A processing order P i is irredundant if P i is feasible and each circuit block b appears in P i exactly once. In the topology tree example, the processing order, <F, C, D, A, E, B, TOP>, is an irredundant order. To remove the redundancy during POT, we establish a hash table saving processed circuit blocks and their ESD paths detected, for the redundancy check and for the ESD path lookup. Thus we can efficiently detect all ESD paths bottom-up in the top-level circuit block.
Primitive Circuit Processing
A primitive circuit block references no sub-circuit block or subcircuit blocks whose ESD paths have been detected (Definition 4). Hence, we devise the following three stages to process a primitive circuit block: Constrained Graph Construction models the netlist describing the primitive circuit block as a constrained graph, ESD Connected Component Decomposition detects all ESD connected components linked with pad vertices of the constrained graph, and Pad Matching pairs the pads bridging the ESD paths according to the connection of the detected ESD connected components.
Constrained Graph Construction
A constrained graph models the device interconnection in a primitive circuit block. Physical device terminals (connections) are modeled as graph vertices (edges). There are two types of vertices: pad vertex (p-vertex for short) represents the pad of the primitive circuit block; non-pad vertex (np-vertex) represents all the device terminals except the pads. Besides, edges are also classified into two categories: constrained edge (c-edge) can be involved in an ESD path at most once; non-constrained edge (ncedge) has no occurrence limit appearing in an ESD path.
Using these pre-defined vertices and edges, we construct the constrained graph according to the device types as follows:
• Resistors and Diodes: Since a current can always propagate through resistors and diodes, two corresponding vertices of terminals of these devices are connected by an ncedge, as shown in Figure 4 Finally, label v 1 (and v 2 ) as a p-vertex if it is also a pad of the primitive circuit block; label it as an np-vertex, otherwise.
An example constrained graph is given in Figure 5 , which is constructed from the netlist shown in Figure 1 , using the construction methods presented in this subsection.
ESD Connected Component Decomposition
In this section, we propose an ESD Connected Component Decomposition (ECCD) algorithm (see Figure 6 ) which decomposes ESD connected components linked with p-vertices from a constrained graph. By the definition, an ESD connected component (ECC) of a constrained graph contains only np-vertices, and for each npvertex in the ECC, there is always a path leading to every other np-vertices in the ECC by nc-edges. Following the definition, our objective in this stage is to find in a constrained graph:
1. all the ECCs linked with p-vertices in the constrained graph, 2. p-vertices linked to each ECC by c-edges or nc-edges, and 3. precedent neighboring ECCs linked to each ECC by c-edges.
Among them, we define the precedent neighboring ESD connected components below:
Definition 6. Assume the ECCD algorithm decomposes ESD connected components in the following order
P ECC =< ECC 1 , ECC 2 , .
. . , ECCn >, where ECC i is an ESD connected component, 1 ≤ i ≤ n. The precedent neighboring ESD connected components of ECC i is a set S
i P N = {ECC j | ECC j ∈ P ECC , j
< i, and ECC j is linked to ECC i by at least one constrained edge}.
Using the constrained graph in Figure 5 as an example, we explain the ECCD algorithm described in Figure 6 to decompose the ESD connected components linked with p-vertices. After the initialization steps in lines 1-4 of the ECCD algorithm, we assume that the p-vertex enumeration order in line 5 is <GND, VCC3A, B, VCC, A>. Starting from the p-vertices, vp is GND in the beginning. In line 6, we have an np-vertex v i being the vertex 15 and vertex 15 is not visited. Now a new ESD connected component ECC 1 is ready to expand using the breadth-first search (BFS); see lines 15-27. In lines 18-19, vertex 15 collects GND and VCC as the p-vertices linked to ECC 1 using nc-edges, and collects A using a c-edge. However, vertex 15 does not link to any np-vertex by nc-edges. Therefore, the first-run BFS finishes, resulting in the ECC 1 listed in the first row of Table 1 . Now, the set of ESD connected components, S ECC , has the first element, ECC 1 (line 28).
Back to line 6, v i has another choice, vertex 20, expanding another ESD connected component, ECC 2 . During the BFS of ECC 2 , vertex 20 collects GND as the p-vertex linked to ECC 2 using an nc-edge, and collects B using a c-edge. In addition, vertex 20 collects a precedent neighboring ESD connected component, ECC 1 , through visiting vertex 15 (lines 20-22). On the other hand, vertex 20 also visits the np-vertex, vertex 11, trying to expand ECC 2 and to collect more p-vertices and more precedent neighboring ESD connected components. After the second BFS run finishes, the resulting ECC 2 is united to the set, S ECC . To this point, the p-vertex, GND, cannot further expand.
Similar to the aforementioned steps, VCC3A, B, and VCC detect the ESD connected components, ECC 3 , ECC 4 , and ECC 5 , respectively. However, the p-vertex, A, detects no ESD connected component, since all the np-vertices have been visited. Finally, the ECCD algorithm returns the set of the ESD connected components detected from the given constrained graph. In this example, 4 , ECC 5 }, and all the related information is listed in Table 1 .
Algorithm: ECCD(Cp, H, G, SECC)
Since all the np-vertices in the constrained graph, G = (V, E), are visited no more than once-an np-vertex surrounded by several levels of c-edges may never be visited-the ECCD algorithm performs all the needed BFS components linked with p-vertices only, instead of all ESD connected components. This is why we check only p-vertices in line 5 in the ECCD algorithm. To test the effect of the p-vertex identification on the efficiency of the ECCD algorithm, we also implemented a version of the ECCD algorithm without p-vertex identification (Algorithm ECCD-WPI), which decomposes all ESD connected components from a constrained graph, for comparative study (see Section 4).
Note that the ECCD algorithm decomposes ESD connected
ESD Connected Vertex P-vertex Linked P-vertex Linked Precedent Neighboring Component by NC-Edge by C-Edge ESD Connected Component ECC1
Theorem 1. The ESD paths detected by ECCD (which decomposes ESD connected components linked with p-vertices only) are identical to those detected by ECCD-WPI (which decomposes all ESD connected components).

Proof:
For an ESD path between two pads, there are four possible combinations of the two pads as follows: For all connected components shown in Figure 7 , they are all linked with p-vertices. Hence, only the connected components linked with p-vertices need to be decomposed. For this reason, ECCD can indeed handle these four cases, and the ESD paths detected by ECCD are the same as those detected by ECCD-WPI.
Pad Matching
After the ESD connected component decomposition stage, four feasible connection types between two pads are constructed as those mentioned in the proof of Theorem 1. Among them, the type-4 ESD path is detected in the ECCD algorithm (lines 7-8). Therefore, in this stage, we do not need to match the pads of this type. Besides, the type-1 path has a higher priority than all the other connection types. That is, a path, P 1 , involving no c-edge is given a higher priority than a path, P 2 , involving one c-edge, for that P 1 can conduct more ESD paths in a higher-level circuit blocks than P 2 . Given the ESD connected components returned from the ECCD algorithm, we can match the pads according to the feasible connection types. For example, in Figure 5 and Table 1 , we have detected the ESD connected components using the ECCD algorithm. Now for each ESD connected component, we match its p-vertices according to the type-1 connection: (GND, VCC), and the type-3 connection: (A, GND), (A, VCC), (GND, B), and (B, VCC3A). In addition, for each ESD connected component and its precedent neighboring ESD connected components, we match their p-vertices according to the type-2 connection: (GND, VCC), (GND, B) and (B, VCC3A). There are also type-4 connections having been detected in the ECCD algorithm: (A, GND) and (A, VCC). Considering the path priority, the resulting matching is type-1: (GND, VCC), type-2: (GND, B) and (B, VCC3A), and type-3: (A, GND) and (A, VCC).
Finally, these paths are saved in the hash table for the subcircuit references mentioned in Section 3.2.1. In the above example, (GND, VCC) is saved as the first reference case, while the others are saved as the second one.
EXPERIMENTAL RESULTS
We implemented our algorithms, ECCD and ECCD-WPI, in the C/C++ language on a 1.6 Ghz Intel Pentium 4 PC with 2 GB memory under Linux 2.6 operating system. There are ten industrial circuits from a leading design service company as shown in Table 2 . As shown in the last three columns, the number of ESD paths needed to be protected may just be a small portion of all pad pairs; the percentage of ESD paths ranges from 0.8% to 37%. The data reveal that we can save significant circuit overheads by identifying the potential ESD paths and protecting only those paths.
We compare our algorithms with one based on the Floyd-Warshall all-pairs shortest paths algorithm [2] . The comparative algorithm, called FW, transfers the circuit to a weighted undirected graph by the following rules: 1. A resistor or a diode is transferred into an edge with weight, 0, as shown in Figure 8 (a). Figure 8 (b). The source-drain edge is with weight, 0; the gate-source or gate-drain edge is with weight, 1. Based on this model, the ESD path detection problem is reduced to a graph-search problem to examine if there is a path with its total weight being 0 or 1 between two pads. This is done by the Floyd-Warshall all-pairs shortest paths algorithm.
A MOS transistor is transferred to three edges as shown in
The three algorithms (ECCD, ECCD-WPI, and FW) detect the same ESD paths for all test circuits. Table 3 shows the CPU time and memory usages of the three algorithms. In Figure 9 , the CPU time (in logarithmic scale) is plotted as a function of the number of vertices for each of the three algorithms. As shown in Table 3 and Figure 9 , ECCD is about 50X faster than ECCD-WPI, and ECCD-WPI is significantly faster than FW (the larger the circuit, the bigger the runtime difference). For example, when the number of vertices in the circuit reaches 1,339,677 (Ind. 10), ECCD still completes the computation in 2.78 seconds, while the ECCD-WPI requires more than 133 seconds and FW needs more than 8,550 seconds. Besides, ECCD is much more economical in memory usage than ECCD-WPI and FW.
It is also shown in Table 3 that the number of decomposed ESD connected components of ECCD is much smaller than that of ECCD-WPI. Taking the largest circuit (Ind. 10) for example, the ECCD decomposes 68,515 ESD connected components while the ECCD-WPI decomposes 221,389 ones. Therefore, our ECCD algorithm is very efficient and economical. This difference in the number of decomposed ESD connected components also indicates that the connected relations between vertices are often sparse in a real circuit. It also implies that the ESD protection for all pads is really extravagant, and the ESD path detection in this work can indeed reduce the design cost.
CONCLUSIONS
We have proposed the first ESD detection algorithm in circuit design to efficiently detect all pads in danger of an ESD violation. Experimental results have shown that our algorithm is very efficient and economical. Along with the back-to-back diode protection, a circuit is more well-protected from the ESD threat and more reliable.
